A radiation-hardened silicon gate CMOS two-port standard cell family utilizing a linear array layout topology with six to seven micron design rules and guardbanded n-channel devices has been developed. The process, structure, performance, and applications of this Expanded Linear Array (ELA) technology are described.
Nine mask levels are involved in producing an ELA circuit. The first level defines the p-well which is implanted with boron and driven in to 6-7 pM in the 3-6 Q-cm (100) substrate. The p+ guardband pattern is then cut and diffused to a depth of 1.8 lM with a diborane source. All the oxide is then removed and an n-type nonselective threshold adjust implant is used to raise the field oxide threshold in the p-channel regions above the maximum 14 V operating voltage. The surface is then thermally oxidized and a CVD oxide deposited to produce a total field oxide thickness of 8,500 A. The third mask step is used to cut the gate oxide regions which are subsequently oxidized to a thickness of 550 A. Polysilicon is immediately deposited, doped in a phosphine furnace and patterned. The patterning is done in a plasma etcher using photoresist directly on the polysilicon as an etch mask.
The next two mask steps are concerned with the formation of the transistor sources and drains. The n+ implant is performed first, using a 7,000 X pure aluminum implant mask. After removal of this metal, photoresist is applied to mask the p+ implant. It should be noted that no separate step is included to activate and diffuse the sources and drains. The next process, in which a high-temperature CVD intermediate dielectric is deposited, performs this function. Contact windows are cut and the interconnect metal deposited. An aluminum-i percent silicon alloy is used to prevent attack on the shallow source and drain junctions. The eighth mask is applied to pattern this material. Following a 4500C sinter, a p-glass passivation layer is deposited and the final mask is used to pattern the p-glass to allow contact to the bond pads.
The threshold voltages of the resulting ELA devices are 1.0 + 0.2 V on the n-channel gates and 1.8 + 0.2 V on the p-channels. The n+ to p-well and p+ drain to substrate breakdown voltages are 25 V and 20 V, respectively. Leakage currents at 10 V under static bias conditions for 30,000 mil2 chips are in the range 1 to 10 PA.
ELA Cell Family
In parallel with the development of the radiationhard process, a set of design rules and a layout topology were devised to utilize features of the process. The design rules were based on alignment tolerances, patterning capability, operating voltage, and substrate doping. A list of the more important design rules are shown in Table 1 . As evident from items 4 and 6, the wiring channel spacing suggests a 20 x 15 micron, poly-metal grid system with poly running vertically and metal running horizontally. Using this grid system and the complete set of design rules, the ELA layout topology was developed and a cell family designed to be compatible with automatic placement and routing. 6. Binary counter.
7. Arrays of 4050 parallel p-channel devices of varying gate lengths.
Modeling parameters were obtained from the test devices. These parameters were used in the SPICE circuit analysis program to simulate cell and circuit performances. By comparing simulated data to measured data, the validity and accuracy of the modeling parameters was determined.
Results of measurements taken from the test chip are summarized in Table 2 . In general, the cell fam- Figures 2 through 4 show results of the radiation testing. As seen in Figure 2 , the worst case threshold shift occurs for the off p-channel transistor. The n-channels shift slightly toward depletion at moderate doses and then toward accumulation at 3 x 105 rads.
Typical gate delays as a function of gamma dose are shown in Figure 3 ing known data patterns were subjected to increasing dose rates to determine data upset levels. Although no strong preference was shown for upset of a 0 level as opposed to a 1 level, data upset did occur consistently, beginning at dose rates of 6 x 108 rad (Si)/sec. No latch-up was observed in the circuits for dose rates up to 2 x 109 rad/sec. Finally, a joint design-process effort is underway to redesign the cell family in reduced design rules; this results in a factor of 2.5 cell size reduction and a factor of 3 decrease in chip interconnect area. Cell performance is correspondingly improved.
